computer knowledge-vlsi mcq questions-paper1

VLSI is an acronym for?			
A B C	Very large Scale Integration Varying large Scale Integration Varying large Scale Integrity None of the above		
Ans	wer: A		
whic	ch below option is used form integrated circuit VLSI technology?		
A B C	diodes transistors switches triodes		
Ans	wer: B		
MO	SFETs possess		
A B C	Low packing density High packing density Poor packing density None of the above		
Answer: B Which among the following is a process of transforming design entry information of the circuit into a set of logic equations?			
A B C	Simulation Optimization Synthesis Verification		
Ans	wer: C		
Inte	grated chip with lesser than 10 transistors is known as		
A B C	Small-scale integration Medium-scale integration Large-scale integration Very large-scale integration		
Answer : A			
	is the fundamental architecture block or element of a target PLD.		

1	System Partitioning
i	
(
I	Post-layout Simulation
A	nswer: C
H	ow many gates are present on each chip for Medium scale integration?
,	3-30
i	30-300
(300-3000
I	All the above
A	nswer : B
I	ogic design of VLSI is used
/	
[[
[
I	FILO
٨	D.
Γ	nswer: B
	nswer: B VLSI design, which process deals with the determination of resistance & capacitance of interconnections?
	VLSI design, which process deals with the determination of resistance & capacitance of interconnections?
I	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning
In	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction
In	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing
In	Floorplanning Extraction Placement & Routing Testing
In A	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B
In the second se	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B Thich type of MOSFET exhibits no current at zero gate voltage?
In a second seco	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B Thich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET
In a second seco	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B Thich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET
In a control of the c	Floorplanning Extraction Placement & Routing Testing Mich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B
In a second seco	Floorplanning Extraction Placement & Routing Testing Mich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B
In a control of the c	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B //hich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B
III	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B Thich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B None of the above
III	Floorplanning Extraction Placement & Routing Testing Note type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B None of the above nswer: B the metal preferred in VLSI for contacting is
In the second se	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B Thich type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B None of the above nswer: B the metal preferred in VLSI for contacting is Antimony
In the second se	VLSI design, which process deals with the determination of resistance & capacitance of interconnections? Floorplanning Extraction Placement & Routing Testing nswer: B //inch type of MOSFET exhibits no current at zero gate voltage? Depletion MOSFET Enhancement MOSFET Both A & B None of the above nswer: B the metal preferred in VLSI for contacting is Antimony

D	Silicon				
Ans	Answer: B				
Whi	ch type of simulation mode is used to check the timing performance of a design?				
В	Behavioural Switch-level Gate-level Transistor-level				
Answer: C					
Doping can also be done by using					
A B C	Contact metallization Ion implantation Oxidation Diffusion				
Ans	wer: B				
In the simulation process, which step specifies the conversion of VHDL intermediate code so that it can be used by the simulator?					
С	Compilation Elaboration Initialization Execution				
Ans	wer: B				
MOSFET is a device.					
В	Uni-polar Bipolar Complementary Supplementary				
Ans	wer : A				
The VLSI design flow starts with:					
A B C	RTL synthesis Library mapping Product specifications None of the above				

Answer: C

Register transfer level description specifies all of the registers in a design & $___$ logic between them.				
A B C	Sequential Combinational Both a and b None of the above			
Answer: B				
Whi	ch model is used for scaling?			
A B C	constant electric and voltage scaling constant current model constant voltage scaling constant electric scaling			
Ans	wer: A			
Which is the high level representation of VLSI design?				
A B C	Logic design Functional design HDL program Problem statement wer: D letion mode n MOSFETs have threshold voltage. Positive Negative			
Answer: D				
Dep	Depletion mode n MOSFETs have threshold voltage.			
A B C	Positive Negative Zero None of the above			

Answer: B